



H81H3-MV

Rev :1.0

TABLE OF CONTENTS


REVISION HISTORY:

Page	Index	Page	Index
1	COVER PAGE	20	PCH GND
2	Block Diagram	21	Slot PCI-EX16 /3X PCI-EX1
3	GPIO Function Map	22	DVI / HDMI/DP
4	CPU-PEG/DMI/FDI/DDI	23	SPI/USB3F/USB3R/F_USB1
5	CPU MISC	24	SIO / ITE8772E
6	CPU DDR3	25	LAN RT8111G(S)/8106E
7	CPU PWR/GND	26	AUDIO CODEC / ALC892
8	DDR3 CH_A_DIMM1/2	27	AUDIO PANEL
9	DDR3 CH_B_DIMM3/4	28	F_PANNEL / FAN / PWR/ CONN
10	DDR3-Vref	29	USB
11	RT8884B Vcore	30	Power Delivery
12	Vcore_Gate Driver	31	Power Sequence, Reset Diagram
13	DC/DC PCH / DRAM//PCH-ME	32	Clock Distribution
14	DC/DC PCH_1.5V		
15	PCH-DMI/PE/USB2.0/USB3.0		
16	PCH-FDI/DDI/CLK/VGA		
17	PCH-SATA/SATA connector		
18	MISC		
19	PCH PWR		


Rev	Date	Notes
VA	2013 1224	Initial version

- NOTE:**
1. Model Code:
 2. Modified from H81H3-M7 V:1.0

ECS
CONFIDENTIAL

		Elitegroup Computer Systems	
Title			
Cover Page			
Size	Document Number	Rev	
Custom	H81H3-MV	1.0	
Date: Monday, March 03, 2014		Sheet	1 of 32

PCB size:225X170



PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO0	VCC3	case open(reserve)	GPI
GPIO13	3VSB	LPC_PME	GPI
GPIO24	3VSB	USB_5VDUAL control	GPO
GPIO72	3VSB	USB_5VDUAL control (reserve)	Native
GPIO45	3VSB	BIOS WP	Native
GPIO57	3VSB	BIOS WP	GPI
GPIO46	3VSB	WLAN_DIS_L	Native
GPIO61	3VSB	LPCPD_L	Native
GPIO27	ATX_3VSB	LAN_WAKE_L	GPI
GPIO1	VCC3	OBR	GPI
GPIO68	VCC3	TP_VGA	GPI


SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
GP16	VCC3	Beep(reserve)	GPIO
GP33	ATX_3VSB	SUSACK#	GPIO
GP34	ATX_3VSB	SUSWARN#	GPIO
GP55	ATX_3VSB	DPWROK	RSMRST#
GP41	3VSB	RSMRST#	PWROK2
GP63	3VSB	3VSB SW_MINI	GPIO
GP35	3VSB	LED0	GPIO
GP37	3VSB	LED1	GPIO
GP72	VCC3	BOM detect	GPIO
GP73	VCC3	BOM detect	GPIO
GP74	VCC3	BOM detect	GPIO
GP75	VCC3	BOM detect	GPIO
GP76	VCC3	BOM detect	GPIO

Update 20130520 Amos

Interrupt mapping


Function	INT# port	PCle*1 port	Device
LAN	INTC#	port 7	RTL8111G or RTL8106E
PCIEX1	INTD#	port 6	LPT integrate
PCIEX1	INTA#/B#	port 8	LPT integrate
SATA	INTB#	NA	LPT integrate



The diagram illustrates the CPUH and CPUD blocks in a Haswell system, showing various signal connections and component values.

CPUH (REV = 1):

- Inputs:**
 - FDI_CS_N0, FDI_CS_P0 (B14, A14) to FDI_TX_N0, FDI_TX_P0 (B14, A14)
 - FDI_CS_N1, FDI_CS_P1 (C13, B13) to FDI_TX_N1, FDI_TX_P1 (C13, B13)
 - FDI_CS_N2, FDI_CS_P2 (D19, C20) to FDI_TX_N2, FDI_TX_P2 (D19, C20)
 - FDI_CS_N3, FDI_CS_P3 (D21, C22) to FDI_TX_N3, FDI_TX_P3 (D21, C22)
 - FDI_CS_N4, FDI_CS_P4 (D23, C24) to FDI_TX_N4, FDI_TX_P4 (D23, C24)
 - FDI_CS_N5, FDI_CS_P5 (D25, C26) to FDI_TX_N5, FDI_TX_P5 (D25, C26)
 - FDI_CS_N6, FDI_CS_P6 (D27, C28) to FDI_TX_N6, FDI_TX_P6 (D27, C28)
 - FDI_CS_N7, FDI_CS_P7 (D29, C30) to FDI_TX_N7, FDI_TX_P7 (D29, C30)
 - FDI_CS_N8, FDI_CS_P8 (D31, C32) to FDI_TX_N8, FDI_TX_P8 (D31, C32)
 - FDI_CS_N9, FDI_CS_P9 (D33, C34) to FDI_TX_N9, FDI_TX_P9 (D33, C34)
 - FDI_CS_N10, FDI_CS_P10 (D35, C36) to FDI_TX_N10, FDI_TX_P10 (D35, C36)
 - FDI_CS_N11, FDI_CS_P11 (D37, C38) to FDI_TX_N11, FDI_TX_P11 (D37, C38)
 - FDI_CS_N12, FDI_CS_P12 (D39, C40) to FDI_TX_N12, FDI_TX_P12 (D39, C40)
 - FDI_CS_N13, FDI_CS_P13 (D41, C42) to FDI_TX_N13, FDI_TX_P13 (D41, C42)
 - FDI_CS_N14, FDI_CS_P14 (D43, C44) to FDI_TX_N14, FDI_TX_P14 (D43, C44)
 - FDI_CS_N15, FDI_CS_P15 (D45, C46) to FDI_TX_N15, FDI_TX_P15 (D45, C46)
 - FDI_CS_N16, FDI_CS_P16 (D47, C48) to FDI_TX_N16, FDI_TX_P16 (D47, C48)
 - FDI_CS_N17, FDI_CS_P17 (D49, C50) to FDI_TX_N17, FDI_TX_P17 (D49, C50)
 - FDI_CS_N18, FDI_CS_P18 (D51, C52) to FDI_TX_N18, FDI_TX_P18 (D51, C52)
 - FDI_CS_N19, FDI_CS_P19 (D53, C54) to FDI_TX_N19, FDI_TX_P19 (D53, C54)
 - FDI_CS_N20, FDI_CS_P20 (D55, C56) to FDI_TX_N20, FDI_TX_P20 (D55, C56)
 - FDI_CS_N21, FDI_CS_P21 (D57, C58) to FDI_TX_N21, FDI_TX_P21 (D57, C58)
 - FDI_CS_N22, FDI_CS_P22 (D59, C60) to FDI_TX_N22, FDI_TX_P22 (D59, C60)
 - FDI_CS_N23, FDI_CS_P23 (D61, C62) to FDI_TX_N23, FDI_TX_P23 (D61, C62)
 - FDI_CS_N24, FDI_CS_P24 (D63, C64) to FDI_TX_N24, FDI_TX_P24 (D63, C64)
 - FDI_CS_N25, FDI_CS_P25 (D65, C66) to FDI_TX_N25, FDI_TX_P25 (D65, C66)
 - FDI_CS_N26, FDI_CS_P26 (D67, C68) to FDI_TX_N26, FDI_TX_P26 (D67, C68)
 - FDI_CS_N27, FDI_CS_P27 (D69, C70) to FDI_TX_N27, FDI_TX_P27 (D69, C70)
 - FDI_CS_N28, FDI_CS_P28 (D71, C72) to FDI_TX_N28, FDI_TX_P28 (D71, C72)
 - FDI_CS_N29, FDI_CS_P29 (D73, C74) to FDI_TX_N29, FDI_TX_P29 (D73, C74)
 - FDI_CS_N30, FDI_CS_P30 (D75, C76) to FDI_TX_N30, FDI_TX_P30 (D75, C76)
 - FDI_CS_N31, FDI_CS_P31 (D77, C78) to FDI_TX_N31, FDI_TX_P31 (D77, C78)
 - FDI_CS_N32, FDI_CS_P32 (D79, C80) to FDI_TX_N32, FDI_TX_P32 (D79, C80)
 - FDI_CS_N33, FDI_CS_P33 (D81, C82) to FDI_TX_N33, FDI_TX_P33 (D81, C82)
 - FDI_CS_N34, FDI_CS_P34 (D83, C84) to FDI_TX_N34, FDI_TX_P34 (D83, C84)
 - FDI_CS_N35, FDI_CS_P35 (D85, C86) to FDI_TX_N35, FDI_TX_P35 (D85, C86)
 - FDI_CS_N36, FDI_CS_P36 (D87, C88) to FDI_TX_N36, FDI_TX_P36 (D87, C88)
 - FDI_CS_N37, FDI_CS_P37 (D89, C90) to FDI_TX_N37, FDI_TX_P37 (D89, C90)
 - FDI_CS_N38, FDI_CS_P38 (D91, C92) to FDI_TX_N38, FDI_TX_P38 (D91, C92)
 - FDI_CS_N39, FDI_CS_P39 (D93, C94) to FDI_TX_N39, FDI_TX_P39 (D93, C94)
 - FDI_CS_N40, FDI_CS_P40 (D95, C96) to FDI_TX_N40, FDI_TX_P40 (D95, C96)
 - FDI_CS_N41, FDI_CS_P41 (D97, C98) to FDI_TX_N41, FDI_TX_P41 (D97, C98)
 - FDI_CS_N42, FDI_CS_P42 (D99, C100) to FDI_TX_N42, FDI_TX_P42 (D99, C100)
 - FDI_CS_N43, FDI_CS_P43 (D101, C102) to FDI_TX_N43, FDI_TX_P43 (D101, C102)
 - FDI_CS_N44, FDI_CS_P44 (D103, C104) to FDI_TX_N44, FDI_TX_P44 (D103, C104)
 - FDI_CS_N45, FDI_CS_P45 (D105, C106) to FDI_TX_N45, FDI_TX_P45 (D105, C106)
 - FDI_CS_N46, FDI_CS_P46 (D107, C108) to FDI_TX_N46, FDI_TX_P46 (D107, C108)
 - FDI_CS_N47, FDI_CS_P47 (D109, C110) to FDI_TX_N47, FDI_TX_P47 (D109, C110)
 - FDI_CS_N48, FDI_CS_P48 (D111, C112) to FDI_TX_N48, FDI_TX_P48 (D111, C112)
 - FDI_CS_N49, FDI_CS_P49 (D113, C114) to FDI_TX_N49, FDI_TX_P49 (D113, C114)
 - FDI_CS_N50, FDI_CS_P50 (D115, C116) to FDI_TX_N50, FDI_TX_P50 (D115, C116)
 - FDI_CS_N51, FDI_CS_P51 (D117, C118) to FDI_TX_N51, FDI_TX_P51 (D117, C118)
 - FDI_CS_N52, FDI_CS_P52 (D119, C120) to FDI_TX_N52, FDI_TX_P52 (D119, C120)
 - FDI_CS_N53, FDI_CS_P53 (D121, C122) to FDI_TX_N53, FDI_TX_P53 (D121, C122)
 - FDI_CS_N54, FDI_CS_P54 (D123, C124) to FDI_TX_N54, FDI_TX_P54 (D123, C124)
 - FDI_CS_N55, FDI_CS_P55 (D125, C126) to FDI_TX_N55, FDI_TX_P55 (D125, C126)
 - FDI_CS_N56, FDI_CS_P56 (D127, C128) to FDI_TX_N56, FDI_TX_P56 (D127, C128)
 - FDI_CS_N57, FDI_CS_P57 (D129, C130) to FDI_TX_N57, FDI_TX_P57 (D129, C130)
 - FDI_CS_N58, FDI_CS_P58 (D131, C132) to FDI_TX_N58, FDI_TX_P58 (D131, C132)
 - FDI_CS_N59, FDI_CS_P59 (D133, C134) to FDI_TX_N59, FDI_TX_P59 (D133, C134)
 - FDI_CS_N60, FDI_CS_P60 (D135, C136) to FDI_TX_N60, FDI_TX_P60 (D135, C136)
 - FDI_CS_N61, FDI_CS_P61 (D137, C138) to FDI_TX_N61, FDI_TX_P61 (D137, C138)
 - FDI_CS_N62, FDI_CS_P62 (D139, C140) to FDI_TX_N62, FDI_TX_P62 (D139, C140)
 - FDI_CS_N63, FDI_CS_P63 (D141, C142) to FDI_TX_N63, FDI_TX_P63 (D141, C142)
 - FDI_CS_N64, FDI_CS_P64 (D143, C144) to FDI_TX_N64, FDI_TX_P64 (D143, C144)
 - FDI_CS_N65, FDI_CS_P65 (D145, C146) to FDI_TX_N65, FDI_TX_P65 (D145, C146)
 - FDI_CS_N66, FDI_CS_P66 (D147, C148) to FDI_TX_N66, FDI_TX_P66 (D147, C148)
 - FDI_CS_N67, FDI_CS_P67 (D149, C150) to FDI_TX_N67, FDI_TX_P67 (D149, C150)
 - FDI_CS_N68, FDI_CS_P68 (D151, C152) to FDI_TX_N68, FDI_TX_P68 (D151, C152)
 - FDI_CS_N69, FDI_CS_P69 (D153, C154) to FDI_TX_N69, FDI_TX_P69 (D153, C154)
 - FDI_CS_N70, FDI_CS_P70 (D155, C156) to FDI_TX_N70, FDI_TX_P70 (D155, C156)
 - FDI_CS_N71, FDI_CS_P71 (D157, C158) to FDI_TX_N71, FDI_TX_P71 (D157, C158)
 - FDI_CS_N72, FDI_CS_P72 (D159, C160) to FDI_TX_N72, FDI_TX_P72 (D159, C160)
 - FDI_CS_N73, FDI_CS_P73 (D161, C162) to FDI_TX_N73, FDI_TX_P73 (D161, C162)
 - FDI_CS_N74, FDI_CS_P74 (D163, C164) to FDI_TX_N74, FDI_TX_P74 (D163, C164)
 - FDI_CS_N75, FDI_CS_P75 (D165, C166) to FDI_TX_N75, FDI_TX_P75 (D165, C166)
 - FDI_CS_N76, FDI_CS_P76 (D167, C168) to FDI_TX_N76, FDI_TX_P76 (D167, C168)
 - FDI_CS_N77, FDI_CS_P77 (D169, C170) to FDI_TX_N77, FDI_TX_P77 (D169, C170)
 - FD



Power Down Sequencing Circuit

External Connection

8	M_DATA_A[0..63]	<<	M DATA A[0..63]	>>		
8	M_DQS_A_P[0..7]	<<	M DQS A P[0..7]	>>		
8	M_DQS_A_N[0..7]	<<	M DQS A N[0..7]	>>		
	M_MA_A[0..15]	<<	M MA A[0..15]	>>		
	M_BS_A[0..2]	<<	M BS A[0..2]	>>		
8	M_CS_A_L[2..3]	<<	M CS A L[2..3]	>>		
8	M_CKE_A[2..3]	<<	M CKE A[2..3]	>>		
8	M_ODT_A[2..3]	<<	M ODT A[2..3]	>>		
	M_CLK_A_P[2..3]	<<	M CLK A P[2..3]	>>		
8	M_CLK_A_N[2..3]	<<	M CLK A N[2..3]	>>		
					Devon 1102	
10	DIMM_DQ_CPU_VREF_A	<<	DIMM_DQ_CPU_VREF_A	>>		

8	M_WE_A_L	<<	M WE A L	>>		
8	M_CAS_A_L	<<	M CAS A L	>>		
8	M_RAS_A_L	<<	M RAS A L	>>		


DDR3 CH.A

9	M_DATA_B[0..63]	<<	M DATA B[0..63]	>>		
9	M_DQS_B_P[0..7]	<<	M DQS B P[0..7]	>>		
9	M_DQS_B_N[0..7]	<<	M DQS B N[0..7]	>>		
	M_MA_B[0..15]	<<	M MA B[0..15]	>>		
	M_BS_B[0..2]	<<	M BS B[0..2]	>>		
9	M_CS_B_L[2..3]	<<	M CS B L[2..3]	>>		
9	M_CKE_B[2..3]	<<	M CKE B[2..3]	>>		
9	M_ODT_B[2..3]	<<	M ODT B[2..3]	>>		
	M_CLK_B_P[2..3]	<<	M CLK B P[2..3]	>>		
9	M_CLK_B_N[2..3]	<<	M CLK B N[2..3]	>>		
					Devon 1103	
10	DIMM_DQ_CPU_VREF_B	<<	DIMM_DQ_CPU_VREF_B	>>		


9	M_WE_B_L	<<	M WE B L	>>		
9	M_CAS_B_L	<<	M CAS B L	>>		
9	M_RAS_B_L	<<	M RAS B L	>>		

DDR3 CH.B


8.9	DDR3_DRAMRST_L	<<	DDR3_DRAMRST_L	>>		
-----	----------------	----	----------------	----	--	--






NC_M_ODT_A[0..1],M_CKE_A[0..1],M_CS_A_L[0..1],M_CLK_A_P[0..1],M_CLK_A_N[0..1]
Devon 20121016





NC M_ODT_B[0..1],M_CKE_B[0..1],M_CS_B_L[0..1],M_CLK_B_P[0..1],M_CLK_B_N[0..1]
Devon 20121016





CHANNEL B DIMM




DIMM_VREF_CA Circuit



DIMM_VREF_DQ Circuit



External Connection



106A for ICCMAX=2.2V

Voltage Divider/Current Injection


SET1 Ramp=100%, DVIDW=48us, OCP=150%, DVIDT=15mV

SET2 ICCMAX=106A, QRT=45mV, QRW=80%


SET3 OFFSET=100mV

Change RT8884B


Allen 13/09/04





External Connection














Change Choke
3 PHASE Change to 4 PHASE
RT9624D 第三PIN不接
Allen 13/11/19



PCH DAC power





NC DDPC_AUXN,AUXP.
Devon 1023







VGA

VGA
CONN-VGA-HRBL






DEL AMT sku



Update SATA 3.0 20130514 Amos



PCH-HOST/SATA			
Title		H81H3-MV	
Size	Document Number	Rev	1.0
Custom			
Date:	Monday, March 03, 2014	Sheet	17 of 32



PCI-E X16 Slot SPEC.:
+VCC3/S0/3A
+V12/S0/5.5A
+3VSB/0.375A

PCI-E X1 Slot SPEC.:
+VCC3/S0/3A
+V12/S0/0.5A
+3VSB/0.375A

8,9,13,17,18 SMBCLK_STBY
8,9,13,17,18 SMBDATA_STBY

SMBCLK
SMBDATA

PCIE_WAKE_L

PCIE_WAKE_L

BC71 22U-16VX5-04

BC70 22U-16VX5-04

BC78 22U-16VX5-04

BC77 22U-16VX5-04

BC83 22U-16VX5-04

BC82 22U-16VX5-04

BC88 22U-16VX5-04

BC85 22U-16VX5-04

BC95 22U-16VX5-04

BC93 22U-16VX5-04

BC99 22U-16VX5-04

BC97 22U-16VX5-04

BC102 22U-16VX5-04

BC100 22U-16VX5-04

BC105 22U-16VX5-04

BC104 22U-16VX5-04

BC110 22U-16VX5-04

BC108 22U-16VX5-04

BC112 22U-16VX5-04

BC111 22U-16VX5-04

BC114 22U-16VX5-04

BC113 22U-16VX5-04

BC117 22U-16VX5-04

BC116 22U-16VX5-04

BC119 22U-16VX5-04

BC118 22U-16VX5-04

BC121 22U-16VX5-04

BC120 22U-16VX5-04

BC122 22U-16VX5-04

BC123 22U-16VX5-04

BC124 22U-16VX5-04

BC125 22U-16VX5-04

Checklist:
180-265nF

PCIEX16

PRSTN1*

RSVD_A

REFCLK+_H

REFCLK+_L

HSIO0_H

HSIO0_L

PRSTN2*_B17

RSVD_B

HSOP1_H

HSOP1_L

HSIP1_H

HSIP1_L

HSOP2_H

HSOP2_L

HSIP2_H

HSIP2_L

HSOP3_H

HSOP3_L

HSIP3_H

HSIP3_L

RSVD_C

PRSTN2*_B31

RSVD_D

HSOP4_H

HSOP4_L

HSIP4_H

HSIP4_L

HSOP5_H

HSOP5_L

HSIP5_H

HSIP5_L

HSOP6_H

HSOP6_L

HSIP6_H

HSIP6_L

HSOP7_H

HSOP7_L

HSIP7_H

HSIP7_L

PRSTN2*_B48

RSVD_F

HSOP8_H

HSOP8_L

HSIP8_H

HSIP8_L

HSOP9_H

HSOP9_L

HSIP9_H

HSIP9_L

HSOP10_H

HSOP10_L

HSIP10_H

HSIP10_L

HSOP11_H

HSOP11_L

HSIP11_H

HSIP11_L

HSOP12_H

HSOP12_L

HSIP12_H

HSIP12_L

HSOP13_H

HSOP13_L

HSIP13_H

HSIP13_L

HSOP14_H

HSOP14_L

HSIP14_H

HSIP14_L

HSOP15_H

HSOP15_L

HSIP15_H

HSIP15_L

PRSTN2*_B81

RSVD_G

PCIEX16-GY

footprint change to PCIEX16_144P_4

Devon 1106

C47 10P-04-O

1 2 GND

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L

PCIRST2_L



PCIRST2_L



















PCIRST2_L

PCIRST2_L


PCIRST2_L

External Connection







External Connection



COM Header



130328 vendor suggest 預留



SML1DATA
SML1CLK
-RTS
-DSR
TXD
RXD
-DTR
-DCD
-RTI
-CTS

CFAN_TAC
CFAN_PWM
SFAN_TAC
SFAN_PWM
5VSB_CTRL
ATX_PWRGD
G_LED2
G_LED1
PWROK 30MS
PCIRST1_L
IO_VCORE
L_PSON_L
SERIRQ
LFRAME_L
L_AD0

L_AD1
L_AD2
L_AD3
KBRST_L
A20GATE
SIO_33M
IO_JP1
SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM

5VSB_CTRL

ATX_PWRGD

G_LED2

G_LED1

PWROK 30MS

PCIRST1_L

IO_VCORE

L_PSON_L

SERIRQ

LFRAME_L

L_AD0

L_AD1

L_AD2

L_AD3

KBRST_L

A20GATE

SIO_33M

IO_JP1

SIO_48M

PWROK

5VSB

SKTOCC_L

PECI

PCIRST1_L

CFAN_TAC

CFAN_PWM

SFAN_TAC

SFAN_PWM





5VSB_CTRL

ATX_PWRGD





G_LED2

G_LED1

```
Change USBVCC2 to USBVCC1
Devon 1115
```



Update LAN+USB2.0 20130516 Amos







Add USB3LAN connector
Devon 1019

For USB2.0



Update LAN+USB2.0 20130516 Amos





Link: Green on
Active: Yellow blinking

Update chock size from 0603 to 0402
20130520 Amos

	RTL8111G5-CG (SWR mode) 1000M	RTL8111G-CG (LDO mode) 1000M	RTL8106E-CG (LDO mode) 10/100M
Ca	RTL8111G5	RTL8111G	RTL8106E
Cb	None	None	None
Cc	USBX2-LAN-1000	USBX2-LAN-1000	USBX2-LAN-100
Cd	X	X	V
Ce	0-04	0-04	.01U-25VX-04
Cf	V	V	X
Cg	L	R	X
Ch	V	X	X

DEFAULT

External Connection



* VCC1.5 can remove for non-Intel G4X platform


Pin Difference

Pin	ALC662 VD	VT1705CE
3	REG VREF	GPIO1
4	GPIO1	DVSS
25	LDO OUTPUT	LDO VIN
29	LDO VIN	OPTION CAP
33	LINE1 VREF	LDO OUTPUT
37	FRONT VREF ?	NC
38	LDO OUTPUT	LDO VIN
45	DMIC DATA	NC
46	DMIC CLK	NC

BOM Difference

Location	ALC662 VD	VT1705CE
Ca	ALC662-VD0-GR	VT1705CE
Cb	20K-1-04	5.1K-1-04
Cc	V	X
Cd	2.2K-04	3.3K-04
Ce	75-04	16-04
Cf	X	V
Cg	X	V
Ch	V	X
CI	V	X

When you change BOM, remember change GPI to inform BIOS use different Verb-Table.



Change ALC892 to ALC662.
Devon 20121016



Title		
ALC662(CHIP)		
Size	Document Number	Rev
Custom	H81H3-MV	1.0
Date:	Monday, March 03, 2014	Sheet 26 of 32

External Connection


18 FP_AUD_DETECT << FP_AUD_DETECT

* HDPANEL_DETECT connect to SIO or SB GPIO for AC97 Panel support


REAR-AUDIO Non re-tasking for rear panel





FRONT-AUDIO






MIC Bias



External Connection





FRONT PANEL



POWER CONNECTOR


External Connection





FAN

Kent 1016


External Connection



Change to EC Cap 20130522 Amos



SYS_FAN







BOM Difference

	SYS_FAN 3PIN	SYS_FAN 4PIN
Ca	V	X
Cb	15k	100
Cc	X	V
Cd	H3X1-P-W	H4X1-P-W

Update USB2.0 20130516 Amos

15 USB_P11 USB P11
15 USB_N11 USB N11
15 USB_P10 USB P10
15 USB_N10 USB N10
15 USB_P8 USB P8
15 USB_N8 USB N8
15 USB_P9 USB P9
15 USB_N9 USB N9




Layer 1: TOP

Layer 2: PWR

Layer 3: GND

Layer 4: BOTTOM





20-120-012520

CLR_CMOS(1-2)



JP-R



 Elitegroup Computer Systems	
Title	
LPT / COM / RUSB / TPM H81H3-MV	
Size	Rev
Custom	1.0
Date:	Sheet
Monday, March 03, 2014	29 of 32

